

FEATURES

- Fault Protected 16-Channel 12-Bit A/D Converter with Sample & Hold, Reference, Clock and 3-State Outputs
- Fast Conversion, less than $15\mu S$
- 2's Complement and Serial Data Output
- Remote Analog Ground Sensing
- Overvoltage Protected Input (\pm 50 V over the Supply Voltages)
- Precision Reference for Long Term Stability and Low Gain T.C.
- Guaranteed Linearity Over Temperature
- Guaranteed Performance at +12/-5 V, ±12 & ±15 V
- Low Power (7 mW per Channel Typical)
- Parallel Version: MP3276
- 32 Channel Version: MP3274


GENERAL DESCRIPTION

The MP3275 is a complete 16-channel, 12-bit Data Acquisition Subsystem with serial data port. Implemented using an advanced BiCMOS process, the converter combines a 16-channel passive overvoltage-protected multiplexer instrumentation amp, a sample & hold, a SAR, a 12-bit decoded D/A, a comparator, a precision reference and the control logic to achieve an accurate conversion in less than 15 μ s, and a mux/instrumentation amp settling period of less than 10 μ s.

A unique input design provides input overvoltage protection to \pm 50 V over the supply voltages. The circuit design can allow

for an overvoltage condition on unselected channels without disrupting the measured channel or operation of the MP3275! The internal 4 V reference has sufficient output current to provide other system reference needs. Precision thin film scaling and offset resistors are laser trimmed to provide for less than 2 LSB INL for \pm 10 V inputs on all channels.

In addition, the MP3275 will output either full scale (0111) for overrange and – full scale (1000....) for underrange conditions. This greatly simplifies microprocessor software development.



SIMPLIFIED BLOCK DIAGRAM






ORDERING INFORMATION

Package	Temperature	Part No.	DNL	INL
Type	Range		(LSB)	(LSB)
PQFP	–40 to +85°C	MP3275AE	±2	±2

PIN CONFIGURATIONS



Q44







PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION					
1	V _{EE}	– Analog Supply. –4.75 To – 16.5					
2	A _{IN} 12	Channel 12 Analog Input, 1100					
3	A _{IN} 13	Channel 13 Analog Input, 1101					
4	A _{IN} 14	Channel 14 Analog Input, 1110					
5	A _{IN} 15	Channel 15 Analog Input, 1111					
6	GNDREF	+ Input To Mux / Instrumentation Amp					
7	AGND	A/D Section Analog Ground					
8	REF	Reference Output					
9	AGND ₃	Reference Analog Ground					
10	DGND	Digital Logic And Output Ground					
11	SDC	Serial Data Clock					
12	N/C	No Connection					
13	N/C	No Connection					
14	N/C	No Connection					
15	N/C	No Connection					
16	SDO	Serial Data Out					
17	STS	Conversion Status, Converting=1					
18	STL	Input Settling Period State = 1					
19	DGND	Digital Gnd, Low Current					
20	RD	Enable Serial Data Out					
21	CS	Chip Select					
22	WR	Input Address And Conversion Control					

PIN NO.	NAME	DESCRIPTION					
23	ADEN	Address Update Enable=1, Ignore=0					
24	AB3	Input Address Bit 3, (MSB)					
25	AB2	Input Address Bit 2					
26	AB1	Input Address Bit 1					
27	AB0	Input Address Bit 0, (LSB)					
28	V _{DD}	Digital Logic & Output Supply, +4.75 to + 5.25 Volts					
29	V _{CC}	Analog + Supply, +11.4 to + 16.5 Volts					
30	A _{IN} 0	Channel 0 Analog Input, 0000					
31	A _{IN} 1	Channel 1 Analog Input, 0001					
32	A _{IN} 2	Channel 2 Analog Input, 0010					
33	A _{IN} 3	Channel 3 Analog Input, 0011					
34	N/C	No Connection					
35	A _{IN} 4	Channel 4 Analog Input, 0100					
36	A _{IN} 5	Channel 5 Analog Input, 0101					
37	A _{IN} 6	Channel 6 Analog Input, 0110					
38	A _{IN} 7	Channel 7 Analog Input, 0111					
39	AGND ₂	Agnd For Input Mux Section					
40	A _{IN} 8	Channel 7 Analog Input, 1000					
41	N/C	No Connection					
42	A _{IN} 9	Channel 9 Analog Input, 1001					
43	A _{IN} 10	Channel 10 Analog Input, 1010					
44	A _{IN} 11	Channel 11 Analog Input, 1011					





ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: V_{DD} = 5 V, V_{CC} = 15 V, V_{EE} = -15 V, GNDRef = 0 V, T_A = 25^{\circ}C

			25°C		Tmin to			T (0) W (0) (
Parameter	Symbol	Min	Тур	Max	Min	Max	Units	Test Conditions/Comments
Resolution (All Grades)	N	12				12		Bits
KEY FEATURES								
Resolution Conversion Time, Per Channel	^t convr	12		15		12 15	Bits μs	
ACCURACY (A Grade) ¹								Refer to <i>Table 6.</i> for output coding
Differential Non-Linearity Integral Non-Linearity	DNL INL		3/4 1	2 2		2 2	LSB LSB	Best Fit Line (Max INL – Min INL)/2
Zero Code Error Full Scale Error	EZS EFS		2 0.1	±5 ±0.35		±10 ±0.5	LSB %	fff to 000 [hex] transition V _{REF} IN = 4.000 V
POWER SUPPLY REJECTION								Max change in Full Scale Calibration
$V_{CC} = 15 V \pm 1.5 V \text{ or } 12 V \\ \pm 0.6 V \\ V_{DD} = 5 V \pm 0.25 V \\ V_{EE} = -15 V \pm 1.5 V \text{ or} \\ -12 V \pm 0.6 V \\ -5 V \pm 0.25 V \\ \end{bmatrix}$				土1 土2 土1		±1 ±2.5 ±1	LSB LSB LSB	
REFERENCE VOLTAGES								
Voltage Output Ref. Source Current Ref. Sink Current	V _{REF(+)}	3.975 3.0	4.0 4.0 20	4.025	3.970 3.0	4.030	V mA μA	
ANALOG INPUT								
Input Voltage Range ³ Ground Reference CM Range ²	V _{IN} GND Ref.	-10 -3		10 +3	-10 -3	10 3	v v	
CM RR Input Resistance Input Capacitance ² Aperture Delay ²	R _{IN} C _{IN} t _{AP}	100	TBD 130 5 180		100		LSB/V kΩ pF ns	From \overline{WR} low to high after STL high to low
Channel-to-Channel Isolation ²			-80	-70			dB	DC
DIGITAL INPUTS WR, RD AB0-AB4, ADEN, SDC								
Logical "1" Voltage Logical "0" Voltage Leakage Currents ⁴ Input Capacitance ²	V _{IH} V _{IL} I _{IN}	2.4 -0.5 -5	5	5.5 0.8 5	2.4 -0.5 -10	5.5 0.8 10	V V μA pF	V _{IN} =GND to V _{DD}







ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

			25°C	;	Tmin to	Tmax		
Description	Symbol	Min	Тур	Max	Min	Max	Units	Conditions
DIGITAL OUTPUTS (Data Format 2's Complement) SDO, STS, STL								C _{OUT} =15 pF
Logical "1" Voltage Logical "0" Voltage Tristate Leakage	V _{OH} V _{OL} I _{OZ}	4.0 -5		0.4 5	2.4 -5	0.4 5	V V μA	I _{SOURCE} = 0.5 mA I _{SINK} = 1.6 mA V _{OUT} =GND to V _{DD}
POWER SUPPLIES Operating Range V _{DD} V _{CC} V _{EE} Operating Current I _{DD} I _{CC} I _{EE} Power Dissipation		+4.5 +11.4 -4.75	2 5 1.5 110	+5.5 +16.5 -16.5 7 8 3 200	+4.5 +11.4 -4.75	+5.5 +16.5 -16.5 7 8 3 200	V	Tested at –11.4 and –16.5 only

NOTES

¹ Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width is the DNL error. The INL error is the maximum distance (in LSB's) from the best fit line to any transition voltage

² Guaranteed. Not tested.

³ All channel input pins and ground reference pin have protection which becomes active above \pm 60 V.

⁴ All digital inputs have diodes to V_{DD} and AGND. Input DC currents will not exceed specified limits for any input voltage between AGND and V_{DD} .

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2}

V_{CC} to AGND $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 0$ to +16.5 V
V_{EE} to AGND \ldots 0 to –16.5 V
V_{DD} to AGND \ldots 0 to +7 V \odot
AGND to DGND $\ldots \ldots \pm 1 \ V$
Digital Inputs or Outputs (\overline{WR} , \overline{RD} , \overline{CS} , AB0-AB4, ADEN, SDC) to DGND
Analog Inputs (A _{IN} 0 – A _{IN} 15, GND REF)
to AGND±60 V

REF OUT Indefinite short to DGND, Momentary short to V _{CC}
Maximum Junction Temperature 150°C
Package Power Dissipation Rating to 75°C
PQFP 750 mW
Derates above 75°C 10 mW/°C
Lead Temperature, Soldering 300°C, 10 Sec
Storage Temperature (Ceramic)65°C to +150°C

NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All logic inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.



PRODUCT INFORMATION

MP3275

Basic Description

The MP3275 is a fault protected data acquisition subsystem available in monolithic form. This product contains all of the circuitry necessary to acquire 16 channels of quasi differential or single-ended analog signals at ± 10 V input range and 15kHz bandwidth. Connections to power, the analog input signals and the digital system are all that is required. The MP3275's input circuitry is protected against active input signals present with the MP3275 power off. This is also the case for any channel exceed-

TIMING

CS

WR

Control and Timing Considerations

RD

The MP3275 can be operated in the stand-alone mode, with one line for control and everything else hard-wired; or under microprocessor control, where changes can be made dynamically.

ADEN

There are 4 control lines: ADEN, \overline{WR} , \overline{CS} and \overline{RD} with their functions described in *Table 1*.

Comments

ing the MP3275 analog input dynamic range without interfering

with the channel being digitized. The channel address and

channel conversion can be managed in two ways: random

channel conversion or same channel conversion. Circuitry on

the chip adds a MUX/instrumentation amp settling delay of 10µs

max, when a new channel is selected (ADEN = 1). Conversion

start is initiated without delay for the single-channel case (ADEN

= 0). Data is available in serial format.

ZPEXAR

1XXX $-$ 00No operation0 \downarrow 10Hi-Z00No operation if ADEN = 00 \downarrow 11Hi-Z10Input MUX channel selected, STL set on \overline{WR} falling edge011XHi-Z0MUX select disabled011XHi-Z0 \uparrow 011XHi-Z0 \downarrow 011XHi-Z0 \downarrow 011XHi-Z0 \downarrow 01XHi-Z0 \downarrow 01XHi-Z0 \downarrow 01XHi-Z0 \downarrow 01XADC0SDO enabled01XADC0SDO disabled01XXHi-Z0I0X0XLast ADC101XADC0STL, MUX select disabled with ADEN = 0, SDO disabled on STS rising edge0 \Box 0XADC0 \downarrow 0 \Box 0XADC0STL, MUX select disabled with ADEN = 0, SDO disabled on STS rising edge0 \Box 0XADC0 \downarrow New data appears on SDO on falling edge of STS	_							,
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0 0 0 0	\downarrow 0 1	X 1 1 1 1 1	0 1 X X X	Hi-Z Hi-Z Hi-Z Hi-Z	0 ↑ 1 ↓	0	No operation if ADEN = 0 Input MUX channel selected, STL set on WR falling edge MUX select disabled Start convert on WR rising edge Start convert on STL falling edge
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Read	ADC Da	ata <i>(See</i>	Figure	2. and Table	e 3.)		
	0 0 0 0	X 1 X T	↑ X 0 0	X X X X 0	Hi-Z Hi-Z Last ADC Hi-Z	0 0 0 1 0	0 0 1 0 ↑	Data from previous conversion on SDO SDO disabled SDO/RD disabled while STS high Data from last conversion on SDO STL, MUX select disabled with ADEN = 0, SDO disabled on STS rising edge

STL

Data

ADC Channel Select and Start Convert (See Figure 1. and Table 2.)

STS

Note 1: If $\overline{RD} = 1$, SDO remain high impedance. It is recommended that \overline{RD} will not change during a conversion in order to reduce noise. It is further recommended that $\overline{RD} = 1$ during conversion to reject any noise present on the SDO.

Table 1. Logic Truth Table





The MP3275 is easily interfaced to a wide variety of digital systems. Discussion of the timing requirements of the MP3275 control signals follows.

Figure 1. shows a complete timing diagram for the MP3275 convert start operation.

 $\overline{\text{WR}}$ is used to initiate a conversion.

A conversion is started by taking \overline{WR} low, then high again (conversion is enabled on the rising edge of \overline{WR}). There are two possible conditions that will affect conversion timing.

- 1. ADEN = 1. At the falling edge of \overline{WR} , the input channel is determined by the data present on the address bits. The track and hold begins to settle after which STL returns low, indicating that the multiplexer, buffer amp, and sample/hold have settled to less than 1/2 LSB of final value. If the rising edge of \overline{WR} returns high prior to STL going low, conversion will begin on the falling edge of STL. If the rising edge of \overline{WR} is delayed until after STL returns low, the input signal is sampled and the conversion is started at the rising edge of \overline{WR} giving the user better control of the sampling time.
- 2. ADEN = 0. At the falling edge of \overline{WR} the data present at the address is ignored and the channel selected during the pre-

vious conversion remains selected. In this case the track and hold settling time is omitted and STL never goes high. At the rising edge of $\overline{\rm WR}$ the input signal is sampled, and conversion is started.

There are two possible states that the data output could be in during a conversion.

- 1. If RD is held high during a conversion the output would remain high impedance throughout the conversion. This is the preferred method of operation as any noise present on SDO is rejected.
- If RD is held low during a conversion, the data present SDO will be from the previous conversion until the present conversion is completed, when STS returns low. The data from the new conversion will be available through SDO. The state of RD should not change during a conversion.

Once a conversion is started and the STL or STS line goes high, convert start commands will be ignored until the conversion cycle is completed. The SDO output buffer cannot be enabled during conversion. In addition, all input and output changes during conversion can introduce noise, and should be avoided when possible.

ADC Write Timing	Time Interval	25°C	Tmin to Tmax	Limits	Comments/Test Conditions
ADC Control Timing Address to WR Set-Up Time Address to WR Hold Time WR Pulse Width	t ₃ t ₄ t ₅	0 0 80	0 0 80	ns min ns min ns min	
ADEN to WR Set-Up Time ADC Conversion Timing	t ₆		0	ns min	
WR to STL ↑ Delay	t ₇	150	150	ns max	Load ckt of Figure 5, $C_L = 20 \text{ pF}$, ADEN = 1
STL High (Settling Period)	t ₈	10	15	μs max	Load ckt of Figure 5, $C_L = 20 \text{ pF}$
STL to STS Low (Converting)	t ₉	15	20	µs max	Load ckt of Figure 5, $C_L = 20 \text{ pF}$
\overline{WR} to STS High (ADEN = 0) WR to STS Low (ADEN = 1)	t ₁₂	200 15	250 20	ns max µs max	STL = 0 when ADEN = 0
STS High to SDO Relinquish Time	t ₁₀ t ₁₃	150	150	ns max	Load ckt of Figure 4
STS Low to Data Valid ($\overline{RD} = 0$)	t ₁₄	50	50	ns max	Load ckt of Figure 3, $C_L = 20 \text{ pF}$

Table 2. ADC Write Timing (See Figure 1.)






Figure 1. Timing for ADC Channel Select Start Conversion

ADC Read Timing	Time Interval	25°C	Tmin to Tmax	Limits	Comments/Test Conditions
RD to Data Valid Delay	t ₁₇	100 150	150 200	ns max ns max	Load ckt of <i>Figure 3.</i> , $C_L = 20 \text{ pF}$ Load ckt of <i>Figure 3.</i> , $C_L = 100 \text{ pF}$
SDO Relinquish Time after RD High RD Pulse Width	t ₁₈	100 100	150 150	ns max ns min	Load ckt of <i>Figure 4.</i>
	t ₁₉	100	150	115 11111	

Table 3. ADC Read Timing(See Figure 2.)





Figure 2. Timing for ADC Read









Figure 5. Load Circuit for WR to STS Delay

Serial Data Output

The serial data output sequence is MSB (DB11) first to LSB (DB0) last. The MSB (DB11) data bit appears at SDO when STS goes low. The second most significant bit appears at SDO on the SDC high-to-low transition next. The LSB (DB0) is present at SDO on the 11th SDC high-to-low transition.

Further information regarding serial control and timing is shown in *Figure 6., Table 4.* and *Table 5.*

For a minimum interconnect serial environment, the channel address state can be generated in at least two ways, using an address counter, or using an address serial to parallel converter. \overline{WR} can then be used as the counter clock or shift register load signal as well as the A/D converter start convert signal on the rising edge. (Note that the falling edge loads the address present at the address port.)



SDC should be in a high state during the STS high period. SDC can make the first high to low transition after t₂₁.

Figure 6. Serial Data Mode Timing



MP3275



Serial Data Output Timing	Time Interval	25°C	Tmin to Tmax	Limits	Comments/Test Conditions
STS low to SDO Valid, RD = 0 Minimum clock high pulse width	t ₂₀ t ₂₁	50 50	50 80	ns max ns max	Load Ckt 4 of <i>Figure 3.</i>
SDC low to data valid delay	t ₂₂	150 200	200 250	ns max ns max	Load ckt of <i>Figure 3.</i> , $C_L = 20pF$ Load ckt of <i>Figure 3.</i> , $C_L = 100pF$

Table 4. Serial Data Output Mode Timing (See Figure 6.)

WR	RD	ADEN	Data	STL	STS	DB0/SDC	Comments					
ADC	ADC Channel Select and Start Convert											
\downarrow	1 1 1	0 1 X	Hi-Z Hi-Z Hi-Z	0 ↑ 1	0 0 0	X X X	No operation if ADEN = 0 Input MUX channel selected, STL set on falling edge of WR MUX select disabled					
0 ↑ 1 1	1 1 1	X X X	Hi-Z Hi-Z Hi-Z	0 ↓ 0	$0 \leftarrow \rightarrow$	× × ×	Start convert on WR rising edge Start convert on STL falling edge STS goes low at end of conversion					
Read	ADC D	ata (<i>See</i>	Figure 6. a	nd Table	e 4.)							
1	\downarrow	х		0	0	1	Serial output (SDO) and serial clock input (SDC) enabled					
×××××××××××××××××××××××××××××××××××××	X 0 0 0 0 0 ↑ X 0 0	X X X X X X X X X X X X X X X X X X X	MSB (DB11) DB10 DB10 DB9 Hi-Z Hi-Z Hi-Z MSB (DB11)	0 0 0 0 0 0	000001←→	1 ↓ 0 ↑ ↓ X X 1 1	MSB data available at SDO Next significant bit shifted out to SDO No Operation No Operation Next significant bit shifted out to SDO Data outputs/SDC input disabled Data outputs/RD disabled when STS = 1 STL, MUX select disabled when ADEN = 0 New data appears at SDO on falling edge of STS					

Note 1: If RD = 1, data outputs remain high impedance. It is recommended that RD will not change during a conversion in order to reduce noise. It is further recommended that RD = 1 during conversion to reject any noise present on the data bus.

Table 5.	Logic Trut	n Table – Se	erial Data Output
	Logio man	1 10010 00	nui Butu Gutput

2's Complement Output Code (Hexidecimal)						Ideal Transition Voltage
0111 0000 1111 1000	1111 0000 1111 0000	0000 (000) to 1111 (fff) to	0000		1111 (7ff) 0001 (001) 0000 (000) 0001 (801)	+FS – 1 1/2 LSB 0 V +1/2 LSB 0 V –1/2 LSB –FS +1/2 LSB

Table 6. Key Output Codes vs. Input Voltage (2's Complement Code)





APPLICATION INFORMATION

The MP3275 is a complete A/D converter system, with its own built-in reference and clock. It may be used by itself ("standalone" operation), or it may be interfaced with a microprocessor.

Successful application of the MP3275 requires careful attention to four main areas:

- 1) Physical layout.
- 2) Connection/Trimming according to mode of operation.
- 3) Conditioning of input signals.
- 4) Control and Timing considerations.

Physical Layout

The 12-bit accuracy of the MP3275 represents a dynamic range of 72dB. Precautions must be taken to avoid any interfering signals, whether conducted or radiated, to assure that this is not degraded.

- Avoid placing the chip and its analog signals near logic traces. In general, using a double sided printed circuit card with a good ground plane on the component side is recommended. Routing analog signals between ground traces will help isolate digital control logic. If these lines cross, do so at right angles. The GND Ref. is the positive terminal of the MUX/Instrumentation amplifier and will provide common mode noise rejection. It should be close to and shielded together with the channel inputs in order to take advantage of this feature.
- Power supplies should be quiet and well regulated. Grounds should be tied together at the package and back to the system ground with a single path. Bypass the supplies at the device with a 0.01 to 0.1μF ceramic cap and a 10-47 μF tantalum type, in parallel.

"Stand-Alone" Operation

The MP3275 can be used in "stand-alone" operation, which is useful in systems not requiring full computer bus interface capability.

For this operation, $\overline{CS} = 0$, ADEN = 1, and conversion is controlled by \overline{WR} . The 3-state buffer SDO is enabled when \overline{RD} goes low. There are two possible conditions that the 3-state buffer could be in during a conversion. If \overline{RD} goes low prior to \overline{WR} the output buffer is enabled and the data from the previous conversion is available at the outputs during STL = 1. At the end of the present conversion which is initiated at the rising edge of \overline{WR} , STS returns low and the new conversion result is placed on the output data buffer.

If WR goes low prior to RD, the data buffer remains in a high impedance state and conversion is initiated at the rising edge of WR. Upon the end of the conversion the STS returns low and the conversion result is placed on the output data buffers.

Ground Reference

The ground reference pin can be used for remote ground sensing of a common mode input signal with a maximum 6 V p-p around AGND.

This common input can also be used to dither each input's "zero". By averaging multiple conversions digitally, higher resolution for each input conversion can be obtained. Patterns for this dither can be a ramp, a stair step, or white noise.




Figure 7. Equivalent Input Circuit

Quasi Differential Sampling

Method 1

For remote ground sensing where the remote ground does not change more than ± 3 V from the A/D ground, connect GND Ref to the remote ground.

Method 2

Where Method 1 applies to each channel or group of channels, add a mux to allow connecting the appropriate ground to GND Ref.


Method 3

Use two parts. Tie both GND Ref pins together and connect this node to the "common" remote GND. Control the sample point by connecting each STL through an "OR" gate whose output is "NAND" connect with WR (inverted \overline{WR}). Use this output as \overline{WR} to both \overline{WR} inputs. By controlling the \overline{WR} , sample delay differences between the two converters is minimized. Two parts from the same date code will further minimize this difference. Treat one A/D as the (+) terminal and the other as the (–) terminal of the differential signal. Now the difference can be taken digitally.





44 LEAD PLASTIC QUAD FLAT PACK (14mm x 14mm PQFP, METRIC) Q44



	MILLI	METERS	INCHES			
SYMBOL	MIN	MAX	MIN	МАХ		
А	_	3.15		0.124		
A ₁	0.25	_	0.01	_		
A ₂	2.6	2.8	0.102	0.110		
В	0.3	0.4	0.012	0.016		
С	0.13	0.23	0.005	0.009		
D	16.95	17.45	0.667	0.687		
D ₁	13.9	14.1	0.547	0.555		
е	1.0	0 BSC	0.039 BSC			
L	0.65	1.03	0.026	0.040		
α	0°	7°	0°	7°		
Coplanarity = 4 mil max.						





Notes





Notes





Notes





NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation Datasheet April 1995 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

